ABSTRACT
1.INTRODUCTION
The power management systems is importance and increased much in the electronics industry elsewhere the integrated circuits is exist in the last few years, The rationale is that LDO yields a good line and load regulation while maintaining a stable, constant and accuracy output voltage. Those battery-powered and handheld devices require advanced power management techniques to extend the life cycle of the battery and consequently the operation cycle of the device. I have chosen this architecture of a LDO linear regulator works for a frame made this set of specifications and find my position in the study of other integrated circuit with very high performance. All times power management in integrated circuits has been gaining a highefficiency power management module is necessary such as low-power power converter or low dropout regulator to integrate circuit more attention because it allows for drastic reduction in the consumption of battery-powered portable equipment, such as cellular phones, pagers, laptops, camera recorders, and PDAs. The regulator is divided into two types, voltage mode LDO and current mode LDO, the regulator which uses the voltage mode is named linear regulator, therefore, the regulator which uses the current-mode is named shunt regulator. The power transistor of the voltage-mode linear regulator is series with the load resistant, an error amplifier and the power transistor are supplied by the same power supply (VIN), the series combination forms a voltage divider to reduce the unregulated input source to a regulated output one.
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This paper is organized as follows. In section II, description of circuit and the theoretical study of the characteristics proposed LDO voltage regulator are discussed. In section III, the static-state and dynamic-state characteristics are simulated and corresponding simulation results are summarized. The conclusion is derived in section IV.
LDO ARCHITECTURE
The top level structure of the proposed LDO shown in Fig. 1 It includes the following modules as error amplifier, band-gap reference, Equivalent Series Resistance (ESR), Power Transistor (PM) and Feedback Network (FN≡≡PD). This work presents a design of a LDO regulator in a 0.18-µm CMOS technology. The ( Fig. 1) enclose a schematic of a regulators LDO voltage based on a PMOS, the structure of LDO implemented in CMOS 0.18µm technology. This transistor PMOS with common source connection as the pass element transistor between the input and output voltages. A part of the output voltage is fed back through R1 and R2 to the input of the amplifier and is compared to the voltage reference VREF. Capacitor CL stands for the capacitive load. The current Load (IL) represents the load whose current is supplied by the power transistor [1] , [2] , [4] , [5] .
Description Of Circuit
An EA signal is fed back to the gate of the pass transistor through the feedback loop to respond to the load current while keeping the output voltage constant. The Voltage Control regulator which is an electrical regulator is designed to maintain a constant voltage level, the Voltage Control regulator regulates the Voltage supply to the load by adjusting the load current. It consists of an error amplifier, a power transistor, and the load elements.
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Regulator Schematic And Parameters
The circuit of the proposed voltage -mode shunt regulator is shown in Fig. 2 . Transistors M1 to M11 form the first-stage amplifier, while M12 to M1 form the bias amplifier. R1 and R2 are the resistive feedback network, the power transistor is labeled as MP. The error amplifier detects two input signal regarding the reference voltage VREF and the feedback signal Voltage between R1 and R2 . M32,M33 and M34 are the Simple current mirror in the band gap. from M22 to M31 form the two-stage operational amplifier utilized in this design is shown in Fig. 2 , the band-gap circuit consists of two loops; one with negative feedback (through M23) and one with positive feedback (through M22), and since it consists of a nMOS differential pair operating, this may lead to stability especially if the positive feedback dominates over the negative feedback. From a equivalent small signal model of the proposed LDO. The small signal loop gain at low frequency can be given as bellow 
The dominant and non-dominant poles of the feedback loop can be given as
Error Amplifier
The folded cascode operational amplifier (error amplifier) (EA) itself should provide very low power dissipation (especially in stand-by mode), and its bias currents must be kept as low as possible. It is apparent that a speed/dissipation trade-off arises, and the main limitation is manifested in terms of slew-rate of the error amplifier.
As an example, if the EA can deliver to a 5-pF power-MOS gate no more than 2µA of current, producing a 1.54 -V step will take 2ps of slewing interval. This allows improvement to the transient response without increasing the DC consumption.
Considering that during this time the control loop of the LDO is interrupted and that the output voltage is out of control, it is apparent that such a long slewing period may negatively impact on the LDO performance, especially in terms of output voltage overshoots which may become unacceptable for many applications.
Band-Gap
A CMOS band-gap reference circuit shown in Fig. 2 operates in a current-mode. A temperature independent current is first generated by summing the proportional to absolute temperature (PTAT) current IR7 and the complementary to absolute temperature (CTAT) current IR6. Assuming M32, M33 and M34 have the same size [4] , [5] , the proposed band-gap reference uses the Simple current mirror to decrease the surface layout of the Band-gap. ln( )
SIMULATED AND EXPERIMENTAL RESULTS
The LDO Circuit has been implemented in 0.18-µm CMOS technology. This work is improved by the use of CMOs capacity (CT) so the advantage of reducing the area in the Layout is shown in (Fig. 3 ) in which the effective die area is 10.853x10 -3 mm For testing the LDO and external current mirror was used, and its output impedance is heavily dependent of the amount of current. The LDO regulator is tested for R1 =0.5 kΩ, R2 = 1.5 kΩ ,VDD = 1.8 V, VREF = 1.2 V and multilayer ceramic output CMOS capacitor 500 pF with several bypass CMOS capacitors in the f F range placed in parallel to reduce high-frequency noise. The dc output voltage of the regulator is 1.54V. The ground current consumed by the LDO regulator is 52 µA.
Gain , Phase And Stability Considerations
From the simulation results in Fig.4 , the proposed LDO regulator is stable for load current values ranging from 0 to 50 mA with a gain of the pass band is 85 dB. The phase margin is better than 60° for all cases then the LDO with the compensation is stable showing that the phase margin is good enough. 
Static-State Regulation Characteristics
The current mass is the sum of all currents polarization including in the regulator: the current feedback, the current error amplifier and the drive current of the power transistor [2] , [7] .The current mass is 52µA. The simulation results of different corners are as follows: The characteristic of input voltage (Vin) and the output voltage (Vout) for our LDO voltage regulator shown in Fig. 5 . The drop-out voltage is 260 mV. The DC line regulation is 0.642%. The output voltage of the proposed LDO voltage regulator with the load current swept from 100µA to 50mA is given in Fig.6 the load regulation is 0.18x10 -3 mV/mA. The current efficiency is 99.8% and the power efficiency is 86%. The figure of merit (FOM) is 2.8ps. The simulation results of the transient response shown in Fig.8 . The transient response increases further with different voltage input VIN from 2 V to 1.8 V and increasing the capacity CL, if ∆t = 2ps so he said to fast transient response [2] , [3] , [8] . Fig. 9 shows the simulated temperature variation of the generated bias voltage 1.2 V that has a 30 mV variation in a temperature range of -40°C to 80 °C .
CONCLUSIONS
LDO dropout is minimized to guarantee high power supply rejection at optimized efficiency. In the meanwhile, current efficiency is enhanced up to 99.8 % because of low quiescent current operation. The design procedure for obtaining the proper accuracy in the DC response low quiescent current and fast transient output for to integrate with other circuit, involving a high result of the figure of merit equal 2ps. Table I provides a performance comparison between this work and recently published designs. 
